Stream Encoders

Stream Encoders feature simple synchronous “FIFO-like” interface allowing ease of hardware integration. The data is provided along with data block size and data enable command. After a fixed latency measured in system clock cycles, the resulting data is set by the core machine along with data valid signal.

The data can be provided in any length, while the encoding machine uses special Segmented Integer Counter mode of operation to allow each data block to be calculated without padding with zero overhead.

The data can be supplied at every clock cycle making possible the use of this type of encoder in stream applications such as TDM and video, where the incoming bandwidth should be 100% equal to outcoming stream bandwidth.

Skip to content